247 lines
5.5 KiB
YAML
247 lines
5.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
|
|
%YAML 1.2
|
|
---
|
|
$id: "http://devicetree.org/schemas/media/qcom,msm8916-camss.yaml#"
|
|
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
|
|
|
|
title: Qualcomm CAMSS ISP
|
|
|
|
maintainers:
|
|
- Robert Foss <robert.foss@linaro.org>
|
|
- Todor Tomov <todor.too@gmail.com>
|
|
|
|
description: |
|
|
The CAMSS IP is a CSI decoder and ISP present on Qualcomm platforms
|
|
|
|
properties:
|
|
compatible:
|
|
const: qcom,msm8916-camss
|
|
|
|
clocks:
|
|
minItems: 19
|
|
maxItems: 19
|
|
|
|
clock-names:
|
|
items:
|
|
- const: top_ahb
|
|
- const: ispif_ahb
|
|
- const: csiphy0_timer
|
|
- const: csiphy1_timer
|
|
- const: csi0_ahb
|
|
- const: csi0
|
|
- const: csi0_phy
|
|
- const: csi0_pix
|
|
- const: csi0_rdi
|
|
- const: csi1_ahb
|
|
- const: csi1
|
|
- const: csi1_phy
|
|
- const: csi1_pix
|
|
- const: csi1_rdi
|
|
- const: ahb
|
|
- const: vfe0
|
|
- const: csi_vfe0
|
|
- const: vfe_ahb
|
|
- const: vfe_axi
|
|
|
|
interrupts:
|
|
minItems: 6
|
|
maxItems: 6
|
|
|
|
interrupt-names:
|
|
items:
|
|
- const: csiphy0
|
|
- const: csiphy1
|
|
- const: csid0
|
|
- const: csid1
|
|
- const: ispif
|
|
- const: vfe0
|
|
|
|
iommus:
|
|
maxItems: 1
|
|
|
|
power-domains:
|
|
items:
|
|
- description: VFE GDSC - Video Front End, Global Distributed Switch Controller.
|
|
|
|
ports:
|
|
$ref: /schemas/graph.yaml#/properties/ports
|
|
|
|
description:
|
|
CSI input ports.
|
|
|
|
properties:
|
|
port@0:
|
|
$ref: /schemas/graph.yaml#/$defs/port-base
|
|
unevaluatedProperties: false
|
|
description:
|
|
Input port for receiving CSI data.
|
|
|
|
properties:
|
|
endpoint:
|
|
$ref: video-interfaces.yaml#
|
|
unevaluatedProperties: false
|
|
|
|
properties:
|
|
data-lanes:
|
|
description:
|
|
An array of physical data lanes indexes.
|
|
Position of an entry determines the logical
|
|
lane number, while the value of an entry
|
|
indicates physical lane index. Lane swapping
|
|
is supported. Physical lane indexes;
|
|
0, 2, 3, 4.
|
|
minItems: 1
|
|
maxItems: 4
|
|
|
|
required:
|
|
- data-lanes
|
|
|
|
port@1:
|
|
$ref: /schemas/graph.yaml#/$defs/port-base
|
|
unevaluatedProperties: false
|
|
description:
|
|
Input port for receiving CSI data.
|
|
|
|
properties:
|
|
endpoint:
|
|
$ref: video-interfaces.yaml#
|
|
unevaluatedProperties: false
|
|
|
|
properties:
|
|
data-lanes:
|
|
minItems: 1
|
|
maxItems: 4
|
|
|
|
required:
|
|
- data-lanes
|
|
|
|
reg:
|
|
minItems: 9
|
|
maxItems: 9
|
|
|
|
reg-names:
|
|
items:
|
|
- const: csiphy0
|
|
- const: csiphy0_clk_mux
|
|
- const: csiphy1
|
|
- const: csiphy1_clk_mux
|
|
- const: csid0
|
|
- const: csid1
|
|
- const: ispif
|
|
- const: csi_clk_mux
|
|
- const: vfe0
|
|
|
|
vdda-supply:
|
|
description:
|
|
Definition of the regulator used as analog power supply.
|
|
|
|
required:
|
|
- clock-names
|
|
- clocks
|
|
- compatible
|
|
- interrupt-names
|
|
- interrupts
|
|
- iommus
|
|
- power-domains
|
|
- reg
|
|
- reg-names
|
|
- vdda-supply
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/qcom,gcc-msm8916.h>
|
|
|
|
camss: camss@1b00000 {
|
|
compatible = "qcom,msm8916-camss";
|
|
|
|
clocks = <&gcc GCC_CAMSS_TOP_AHB_CLK>,
|
|
<&gcc GCC_CAMSS_ISPIF_AHB_CLK>,
|
|
<&gcc GCC_CAMSS_CSI0PHYTIMER_CLK>,
|
|
<&gcc GCC_CAMSS_CSI1PHYTIMER_CLK>,
|
|
<&gcc GCC_CAMSS_CSI0_AHB_CLK>,
|
|
<&gcc GCC_CAMSS_CSI0_CLK>,
|
|
<&gcc GCC_CAMSS_CSI0PHY_CLK>,
|
|
<&gcc GCC_CAMSS_CSI0PIX_CLK>,
|
|
<&gcc GCC_CAMSS_CSI0RDI_CLK>,
|
|
<&gcc GCC_CAMSS_CSI1_AHB_CLK>,
|
|
<&gcc GCC_CAMSS_CSI1_CLK>,
|
|
<&gcc GCC_CAMSS_CSI1PHY_CLK>,
|
|
<&gcc GCC_CAMSS_CSI1PIX_CLK>,
|
|
<&gcc GCC_CAMSS_CSI1RDI_CLK>,
|
|
<&gcc GCC_CAMSS_AHB_CLK>,
|
|
<&gcc GCC_CAMSS_VFE0_CLK>,
|
|
<&gcc GCC_CAMSS_CSI_VFE0_CLK>,
|
|
<&gcc GCC_CAMSS_VFE_AHB_CLK>,
|
|
<&gcc GCC_CAMSS_VFE_AXI_CLK>;
|
|
|
|
clock-names = "top_ahb",
|
|
"ispif_ahb",
|
|
"csiphy0_timer",
|
|
"csiphy1_timer",
|
|
"csi0_ahb",
|
|
"csi0",
|
|
"csi0_phy",
|
|
"csi0_pix",
|
|
"csi0_rdi",
|
|
"csi1_ahb",
|
|
"csi1",
|
|
"csi1_phy",
|
|
"csi1_pix",
|
|
"csi1_rdi",
|
|
"ahb",
|
|
"vfe0",
|
|
"csi_vfe0",
|
|
"vfe_ahb",
|
|
"vfe_axi";
|
|
|
|
interrupts = <GIC_SPI 78 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 79 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 51 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 52 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 55 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 57 IRQ_TYPE_EDGE_RISING>;
|
|
|
|
interrupt-names = "csiphy0",
|
|
"csiphy1",
|
|
"csid0",
|
|
"csid1",
|
|
"ispif",
|
|
"vfe0";
|
|
|
|
iommus = <&apps_iommu 3>;
|
|
|
|
power-domains = <&gcc VFE_GDSC>;
|
|
|
|
reg = <0x01b0ac00 0x200>,
|
|
<0x01b00030 0x4>,
|
|
<0x01b0b000 0x200>,
|
|
<0x01b00038 0x4>,
|
|
<0x01b08000 0x100>,
|
|
<0x01b08400 0x100>,
|
|
<0x01b0a000 0x500>,
|
|
<0x01b00020 0x10>,
|
|
<0x01b10000 0x1000>;
|
|
|
|
reg-names = "csiphy0",
|
|
"csiphy0_clk_mux",
|
|
"csiphy1",
|
|
"csiphy1_clk_mux",
|
|
"csid0",
|
|
"csid1",
|
|
"ispif",
|
|
"csi_clk_mux",
|
|
"vfe0";
|
|
|
|
vdda-supply = <®_2v8>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
};
|