567 lines
20 KiB
C
567 lines
20 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* rk3036.h -- RK312x CODEC ALSA SoC audio driver
|
|
*
|
|
* Copyright 2013 Rockship
|
|
* Author: chenjq <chenjq@rock-chips.com>
|
|
*
|
|
*/
|
|
|
|
#ifndef __RK312x_CODEC_H__
|
|
#define __RK312x_CODEC_H__
|
|
|
|
|
|
|
|
/* codec register */
|
|
#define RK312x_CODEC_BASE (0x0)
|
|
|
|
#define RK312x_RESET (RK312x_CODEC_BASE + 0x00)
|
|
#define RK312x_ADC_INT_CTL1 (RK312x_CODEC_BASE + 0x08)
|
|
#define RK312x_ADC_INT_CTL2 (RK312x_CODEC_BASE + 0x0c)
|
|
#define RK312x_DAC_INT_CTL1 (RK312x_CODEC_BASE + 0x10)
|
|
#define RK312x_DAC_INT_CTL2 (RK312x_CODEC_BASE + 0x14)
|
|
#define RK312x_DAC_INT_CTL3 (RK312x_CODEC_BASE + 0x18)
|
|
#define RK312x_ALC_CTL (RK312x_CODEC_BASE + 0x28)
|
|
#define RK312x_ADC_MIC_CTL (RK312x_CODEC_BASE + 0x88)
|
|
#define RK312x_BST_CTL (RK312x_CODEC_BASE + 0x8c)
|
|
#define RK312x_ALC_MUNIN_CTL (RK312x_CODEC_BASE + 0x90)
|
|
#define RK312x_BSTL_ALCL_CTL (RK312x_CODEC_BASE + 0x94)
|
|
#define RK312x_ALCR_GAIN_CTL (RK312x_CODEC_BASE + 0x98)
|
|
#define RK312x_ADC_ENABLE (RK312x_CODEC_BASE + 0x9c)
|
|
#define RK312x_DAC_CTL (RK312x_CODEC_BASE + 0xa0)
|
|
#define RK312x_DAC_ENABLE (RK312x_CODEC_BASE + 0xa4)
|
|
#define RK312x_HPMIX_CTL (RK312x_CODEC_BASE + 0xa8)
|
|
#define RK312x_HPMIX_S_SELECT (RK312x_CODEC_BASE + 0xac)
|
|
#define RK312x_HPOUT_CTL (RK312x_CODEC_BASE + 0xB0)
|
|
#define RK312x_HPOUTL_GAIN (RK312x_CODEC_BASE + 0xB4)
|
|
#define RK312x_HPOUTR_GAIN (RK312x_CODEC_BASE + 0xB8)
|
|
#define RK312x_SELECT_CURRENT (RK312x_CODEC_BASE + 0xBC)
|
|
#define RK312x_PGAL_AGC_CTL1 (RK312x_CODEC_BASE + 0x100)
|
|
#define RK312x_PGAL_AGC_CTL2 (RK312x_CODEC_BASE + 0x104)
|
|
#define RK312x_PGAL_AGC_CTL3 (RK312x_CODEC_BASE + 0x108)
|
|
#define RK312x_PGAL_AGC_CTL4 (RK312x_CODEC_BASE + 0x10c)
|
|
#define RK312x_PGAL_ASR_CTL (RK312x_CODEC_BASE + 0x110)
|
|
#define RK312x_PGAL_AGC_MAX_H (RK312x_CODEC_BASE + 0x114)
|
|
#define RK312x_PGAL_AGC_MAX_L (RK312x_CODEC_BASE + 0x118)
|
|
#define RK312x_PGAL_AGC_MIN_H (RK312x_CODEC_BASE + 0x11c)
|
|
#define RK312x_PGAL_AGC_MIN_L (RK312x_CODEC_BASE + 0x120)
|
|
#define RK312x_PGAL_AGC_CTL5 (RK312x_CODEC_BASE + 0x124)
|
|
#define RK312x_PGAR_AGC_CTL1 (RK312x_CODEC_BASE + 0x140)
|
|
#define RK312x_PGAR_AGC_CTL2 (RK312x_CODEC_BASE + 0x144)
|
|
#define RK312x_PGAR_AGC_CTL3 (RK312x_CODEC_BASE + 0x148)
|
|
#define RK312x_PGAR_AGC_CTL4 (RK312x_CODEC_BASE + 0x14c)
|
|
#define RK312x_PGAR_ASR_CTL (RK312x_CODEC_BASE + 0x150)
|
|
#define RK312x_PGAR_AGC_MAX_H (RK312x_CODEC_BASE + 0x154)
|
|
#define RK312x_PGAR_AGC_MAX_L (RK312x_CODEC_BASE + 0x158)
|
|
#define RK312x_PGAR_AGC_MIN_H (RK312x_CODEC_BASE + 0x15c)
|
|
#define RK312x_PGAR_AGC_MIN_L (RK312x_CODEC_BASE + 0x160)
|
|
#define RK312x_PGAR_AGC_CTL5 (RK312x_CODEC_BASE + 0x164)
|
|
|
|
/* ADC Interface Control 1 (0x08) */
|
|
#define RK312x_ALRCK_POL_MASK (0x1 << 7)
|
|
#define RK312x_ALRCK_POL_SFT 7
|
|
#define RK312x_ALRCK_POL_EN (0x1 << 7)
|
|
#define RK312x_ALRCK_POL_DIS (0x0 << 7)
|
|
|
|
#define RK312x_ADC_VWL_MASK (0x3 << 5)
|
|
#define RK312x_ADC_VWL_SFT 5
|
|
#define RK312x_ADC_VWL_32 (0x3 << 5)
|
|
#define RK312x_ADC_VWL_24 (0x2 << 5)
|
|
#define RK312x_ADC_VWL_20 (0x1 << 5)
|
|
#define RK312x_ADC_VWL_16 (0x0 << 5)
|
|
|
|
#define RK312x_ADC_DF_MASK (0x3 << 3)
|
|
#define RK312x_ADC_DF_SFT 3
|
|
#define RK312x_ADC_DF_PCM (0x3 << 3)
|
|
#define RK312x_ADC_DF_I2S (0x2 << 3)
|
|
#define RK312x_ADC_DF_LJ (0x1 << 3)
|
|
#define RK312x_ADC_DF_RJ (0x0 << 3)
|
|
|
|
#define RK312x_ADC_SWAP_MASK (0x1 << 1)
|
|
#define RK312x_ADC_SWAP_SFT 1
|
|
#define RK312x_ADC_SWAP_EN (0x1 << 1)
|
|
#define RK312x_ADC_SWAP_DIS (0x0 << 1)
|
|
|
|
#define RK312x_ADC_TYPE_MASK 0x1
|
|
#define RK312x_ADC_TYPE_SFT 0
|
|
#define RK312x_ADC_TYPE_MONO 0x1
|
|
#define RK312x_ADC_TYPE_STEREO 0x0
|
|
|
|
/* ADC Interface Control 2 (0x0c) */
|
|
#define RK312x_I2S_MODE_MASK (0x1 << 4)
|
|
#define RK312x_I2S_MODE_SFT (4)
|
|
#define RK312x_I2S_MODE_MST (0x1 << 4)
|
|
#define RK312x_I2S_MODE_SLV (0x0 << 4)
|
|
|
|
#define RK312x_ADC_WL_MASK (0x3 << 2)
|
|
#define RK312x_ADC_WL_SFT (2)
|
|
#define RK312x_ADC_WL_32 (0x3 << 2)
|
|
#define RK312x_ADC_WL_24 (0x2 << 2)
|
|
#define RK312x_ADC_WL_20 (0x1 << 2)
|
|
#define RK312x_ADC_WL_16 (0x0 << 2)
|
|
|
|
#define RK312x_ADC_RST_MASK (0x1 << 1)
|
|
#define RK312x_ADC_RST_SFT (1)
|
|
#define RK312x_ADC_RST_DIS (0x1 << 1)
|
|
#define RK312x_ADC_RST_EN (0x0 << 1)
|
|
|
|
#define RK312x_ABCLK_POL_MASK 0x1
|
|
#define RK312x_ABCLK_POL_SFT 0
|
|
#define RK312x_ABCLK_POL_EN 0x1
|
|
#define RK312x_ABCLK_POL_DIS 0x0
|
|
|
|
/* DAC Interface Control 1 (0x10) */
|
|
#define RK312x_DLRCK_POL_MASK (0x1 << 7)
|
|
#define RK312x_DLRCK_POL_SFT 7
|
|
#define RK312x_DLRCK_POL_EN (0x1 << 7)
|
|
#define RK312x_DLRCK_POL_DIS (0x0 << 7)
|
|
|
|
#define RK312x_DAC_VWL_MASK (0x3 << 5)
|
|
#define RK312x_DAC_VWL_SFT 5
|
|
#define RK312x_DAC_VWL_32 (0x3 << 5)
|
|
#define RK312x_DAC_VWL_24 (0x2 << 5)
|
|
#define RK312x_DAC_VWL_20 (0x1 << 5)
|
|
#define RK312x_DAC_VWL_16 (0x0 << 5)
|
|
|
|
#define RK312x_DAC_DF_MASK (0x3 << 3)
|
|
#define RK312x_DAC_DF_SFT 3
|
|
#define RK312x_DAC_DF_PCM (0x3 << 3)
|
|
#define RK312x_DAC_DF_I2S (0x2 << 3)
|
|
#define RK312x_DAC_DF_LJ (0x1 << 3)
|
|
#define RK312x_DAC_DF_RJ (0x0 << 3)
|
|
|
|
#define RK312x_DAC_SWAP_MASK (0x1 << 2)
|
|
#define RK312x_DAC_SWAP_SFT 2
|
|
#define RK312x_DAC_SWAP_EN (0x1 << 2)
|
|
#define RK312x_DAC_SWAP_DIS (0x0 << 2)
|
|
|
|
/* DAC Interface Control 2 (0x14) */
|
|
#define RK312x_DAC_WL_MASK (0x3 << 2)
|
|
#define RK312x_DAC_WL_SFT 2
|
|
#define RK312x_DAC_WL_32 (0x3 << 2)
|
|
#define RK312x_DAC_WL_24 (0x2 << 2)
|
|
#define RK312x_DAC_WL_20 (0x1 << 2)
|
|
#define RK312x_DAC_WL_16 (0x0 << 2)
|
|
|
|
#define RK312x_DAC_RST_MASK (0x1 << 1)
|
|
#define RK312x_DAC_RST_SFT 1
|
|
#define RK312x_DAC_RST_DIS (0x1 << 1)
|
|
#define RK312x_DAC_RST_EN (0x0 << 1)
|
|
|
|
#define RK312x_DBCLK_POL_MASK 0x1
|
|
#define RK312x_DBCLK_POL_SFT 0
|
|
#define RK312x_DBCLK_POL_EN 0x1
|
|
#define RK312x_DBCLK_POL_DIS 0x0
|
|
|
|
/* ADC & MICBIAS (0x88) */
|
|
#define RK312x_ADC_CURRENT_ENABLE (0x1 << 7)
|
|
#define RK312x_ADC_CURRENT_DISABLE (0x0 << 7)
|
|
|
|
#define RK312x_MICBIAS_VOL_ENABLE (6)
|
|
|
|
#define RK312x_ADCL_ZERO_DET_EN_SFT (5)
|
|
#define RK312x_ADCL_ZERO_DET_EN (0x1 << 5)
|
|
#define RK312x_ADCL_ZERO_DET_DIS (0x0 << 5)
|
|
|
|
#define RK312x_ADCR_ZERO_DET_EN_SFT (4)
|
|
#define RK312x_ADCR_ZERO_DET_EN (0x1 << 4)
|
|
#define RK312x_ADCR_ZERO_DET_DIS (0x0 << 4)
|
|
|
|
#define RK312x_MICBIAS_VOL_SHT 0
|
|
#define RK312x_MICBIAS_VOL_MSK 7
|
|
#define RK312x_MICBIAS_VOL_MIN (0x0 << 0)
|
|
#define RK312x_MICBIAS_VOL_MAX (0x7 << 0)
|
|
|
|
/* BST_L BST_R CONTROL (0x8C) */
|
|
#define RK312x_BSTL_PWRD_SFT (6)
|
|
#define RK312x_BSTL_EN (0x1 << 6)
|
|
#define RK312x_BSTL_DIS (0x0 << 6)
|
|
#define RK312x_BSTL_GAIN_SHT (5)
|
|
#define RK312x_BSTL_GAIN_20 (0x1 << 5)
|
|
#define RK312x_BSTL_GAIN_0 (0x0 << 5)
|
|
#define RK312x_BSTL_MUTE_SHT (4)
|
|
|
|
#define RK312x_BSTR_PWRD_SFT (2)
|
|
#define RK312x_BSTR_EN (0x1 << 2)
|
|
#define RK312x_BSTR_DIS (0x0 << 2)
|
|
#define RK312x_BSTR_GAIN_SHT (1)
|
|
#define RK312x_BSTR_GAIN_20 (0x1 << 1)
|
|
#define RK312x_BSTR_GAIN_0 (0x0 << 1)
|
|
#define RK312x_BSTR_MUTE_SHT (0)
|
|
|
|
|
|
/* MUXINL ALCL MUXINR ALCR (0x90) */
|
|
#define RK312x_MUXINL_F_SHT (6)
|
|
#define RK312x_MUXINL_F_MSK (0x03 << 6)
|
|
#define RK312x_MUXINL_F_INL (0x02 << 6)
|
|
#define RK312x_MUXINL_F_BSTL (0x01 << 6)
|
|
#define RK312x_ALCL_PWR_SHT (5)
|
|
#define RK312x_ALCL_EN (0x1 << 5)
|
|
#define RK312x_ALCL_DIS (0x0 << 5)
|
|
#define RK312x_ALCL_MUTE_SHT (4)
|
|
#define RK312x_MUXINR_F_SHT (2)
|
|
#define RK312x_MUXINR_F_MSK (0x03 << 2)
|
|
#define RK312x_MUXINR_F_INR (0x02 << 2)
|
|
#define RK312x_MUXINR_F_BSTR (0x01 << 2)
|
|
#define RK312x_ALCR_PWR_SHT (1)
|
|
#define RK312x_ALCR_EN (0x1 << 1)
|
|
#define RK312x_ALCR_DIS (0x0 << 1)
|
|
#define RK312x_ALCR_MUTE_SHT (0)
|
|
|
|
/* BST_L MODE & ALC_L GAIN (0x94) */
|
|
#define RK312x_BSTL_MODE_SFT (5)
|
|
#define RK312x_BSTL_MODE_SINGLE (0x1 << 5)
|
|
#define RK312x_BSTL_MODE_DIFF (0x0 << 5)
|
|
|
|
#define RK312x_ALCL_GAIN_SHT (0)
|
|
#define RK312x_ALCL_GAIN_MSK (0x1f)
|
|
|
|
/* ALC_R GAIN (0x98) */
|
|
#define RK312x_ALCR_GAIN_SHT (0)
|
|
#define RK312x_ALCR_GAIN_MSK (0x1f)
|
|
|
|
/* ADC control (0x9C) */
|
|
#define RK312x_ADCL_REF_VOL_EN_SFT (3)
|
|
#define RK312x_ADCL_REF_VOL_EN (0x1 << 7)
|
|
#define RK312x_ADCL_REF_VOL_DIS (0x0 << 7)
|
|
|
|
#define RK312x_ADCL_CLK_EN_SFT (6)
|
|
#define RK312x_ADCL_CLK_EN (0x1 << 6)
|
|
#define RK312x_ADCL_CLK_DIS (0x0 << 6)
|
|
|
|
#define RK312x_ADCL_AMP_EN_SFT (5)
|
|
#define RK312x_ADCL_AMP_EN (0x1 << 5)
|
|
#define RK312x_ADCL_AMP_DIS (0x0 << 5)
|
|
|
|
#define RK312x_ADCL_RST_EN (0x1 << 4)
|
|
#define RK312x_ADCL_RST_DIS (0x0 << 4)
|
|
|
|
#define RK312x_ADCR_REF_VOL_EN_SFT (3)
|
|
#define RK312x_ADCR_REF_VOL_EN (0x1 << 3)
|
|
#define RK312x_ADCR_REF_VOL_DIS (0x0 << 3)
|
|
|
|
#define RK312x_ADCR_CLK_EN_SFT (2)
|
|
#define RK312x_ADCR_CLK_EN (0x1 << 2)
|
|
#define RK312x_ADCR_CLK_DIS (0x0 << 2)
|
|
|
|
#define RK312x_ADCR_AMP_EN_SFT (1)
|
|
#define RK312x_ADCR_AMP_EN (0x1 << 1)
|
|
#define RK312x_ADCR_AMP_DIS (0x0 << 1)
|
|
|
|
#define RK312x_ADCR_RST_EN (0x1 << 0)
|
|
#define RK312x_ADCR_RST_DIS (0x0 << 0)
|
|
|
|
/* DAC & VOUT Control (0xa0) */
|
|
#define RK312x_CURRENT_EN (0x1 << 6)
|
|
#define RK312x_CURRENT_DIS (0x0 << 6)
|
|
#define RK312x_REF_VOL_DACL_EN_SFT (5)
|
|
#define RK312x_REF_VOL_DACL_EN (0x1 << 5)
|
|
#define RK312x_REF_VOL_DACL_DIS (0x0 << 5)
|
|
#define RK312x_ZO_DET_VOUTL_SFT (4)
|
|
#define RK312x_ZO_DET_VOUTL_EN (0x1 << 4)
|
|
#define RK312x_ZO_DET_VOUTL_DIS (0x0 << 4)
|
|
#define RK312x_DET_ERAPHONE_DIS (0x0 << 3)
|
|
#define RK312x_DET_ERAPHONE_EN (0x1 << 3)
|
|
#define RK312x_REF_VOL_DACR_EN_SFT (1)
|
|
#define RK312x_REF_VOL_DACR_EN (0x1 << 1)
|
|
#define RK312x_REF_VOL_DACR_DIS (0x0 << 1)
|
|
#define RK312x_ZO_DET_VOUTR_SFT (0)
|
|
#define RK312x_ZO_DET_VOUTR_EN (0x1 << 0)
|
|
#define RK312x_ZO_DET_VOUTR_DIS (0x0 << 0)
|
|
|
|
/* DAC control (0xa4) */
|
|
#define RK312x_DACL_REF_VOL_EN_SFT (7)
|
|
#define RK312x_DACL_REF_VOL_EN (0x1 << 7)
|
|
#define RK312x_DACL_REF_VOL_DIS (0x0 << 7)
|
|
|
|
#define RK312x_DACL_CLK_EN (0x1 << 6)
|
|
#define RK312x_DACL_CLK_DIS (0x0 << 6)
|
|
|
|
#define RK312x_DACL_EN (0x1 << 5)
|
|
#define RK312x_DACL_DIS (0x0 << 5)
|
|
|
|
#define RK312x_DACL_INIT (0x0 << 4)
|
|
#define RK312x_DACL_WORK (0x1 << 4)
|
|
|
|
#define RK312x_DACR_REF_VOL_EN_SFT (3)
|
|
#define RK312x_DACR_REF_VOL_EN (0x1 << 3)
|
|
#define RK312x_DACR_REF_VOL_DIS (0x0 << 3)
|
|
|
|
#define RK312x_DACR_CLK_EN (0x1 << 2)
|
|
#define RK312x_DACR_CLK_DIS (0x0 << 2)
|
|
|
|
#define RK312x_DACR_EN (0x1 << 1)
|
|
#define RK312x_DACR_DIS (0x0 << 1)
|
|
|
|
#define RK312x_DACR_INIT (0x0 << 0)
|
|
#define RK312x_DACR_WORK (0x1 << 0)
|
|
|
|
/* HPMIXL HPMIXR Control (0xa8) */
|
|
#define RK312x_HPMIXL_SFT (6)
|
|
#define RK312x_HPMIXL_EN (0x1 << 6)
|
|
#define RK312x_HPMIXL_DIS (0x0 << 6)
|
|
#define RK312x_HPMIXL_INIT1 (0x0 << 5)
|
|
#define RK312x_HPMIXL_WORK1 (0x1 << 5)
|
|
#define RK312x_HPMIXL_INIT2 (0x0 << 4)
|
|
#define RK312x_HPMIXL_WORK2 (0x1 << 4)
|
|
#define RK312x_HPMIXR_SFT (2)
|
|
#define RK312x_HPMIXR_EN (0x1 << 2)
|
|
#define RK312x_HPMIXR_DIS (0x0 << 2)
|
|
#define RK312x_HPMIXR_INIT1 (0x0 << 1)
|
|
#define RK312x_HPMIXR_WORK1 (0x1 << 1)
|
|
#define RK312x_HPMIXR_INIT2 (0x0 << 0)
|
|
#define RK312x_HPMIXR_WORK2 (0x1 << 0)
|
|
|
|
/* HPMIXL Control (0xac) */
|
|
#define RK312x_HPMIXL_BYPASS_SFT (7)
|
|
#define RK312x_HPMIXL_SEL_ALCL_SFT (6)
|
|
#define RK312x_HPMIXL_SEL_ALCR_SFT (5)
|
|
#define RK312x_HPMIXL_SEL_DACL_SFT (4)
|
|
#define RK312x_HPMIXR_BYPASS_SFT (3)
|
|
#define RK312x_HPMIXR_SEL_ALCL_SFT (2)
|
|
#define RK312x_HPMIXR_SEL_ALCR_SFT (1)
|
|
#define RK312x_HPMIXR_SEL_DACR_SFT (0)
|
|
|
|
/* HPOUT Control (0xb0) */
|
|
#define RK312x_HPOUTL_PWR_SHT (7)
|
|
#define RK312x_HPOUTL_MSK (0x1 << 7)
|
|
#define RK312x_HPOUTL_EN (0x1 << 7)
|
|
#define RK312x_HPOUTL_DIS (0x0 << 7)
|
|
#define RK312x_HPOUTL_INIT_MSK (0x1 << 6)
|
|
#define RK312x_HPOUTL_INIT (0x0 << 6)
|
|
#define RK312x_HPOUTL_WORK (0x1 << 6)
|
|
#define RK312x_HPOUTL_MUTE_SHT (5)
|
|
#define RK312x_HPOUTL_MUTE_MSK (0x1 << 5)
|
|
#define RK312x_HPOUTL_MUTE_EN (0x0 << 5)
|
|
#define RK312x_HPOUTL_MUTE_DIS (0x1 << 5)
|
|
#define RK312x_HPOUTR_PWR_SHT (4)
|
|
#define RK312x_HPOUTR_MSK (0x1 << 4)
|
|
#define RK312x_HPOUTR_EN (0x1 << 4)
|
|
#define RK312x_HPOUTR_DIS (0x0 << 4)
|
|
#define RK312x_HPOUTR_INIT_MSK (0x1 << 3)
|
|
#define RK312x_HPOUTR_WORK (0x1 << 3)
|
|
#define RK312x_HPOUTR_INIT (0x0 << 3)
|
|
#define RK312x_HPOUTR_MUTE_SHT (2)
|
|
#define RK312x_HPOUTR_MUTE_MSK (0x1 << 2)
|
|
#define RK312x_HPOUTR_MUTE_EN (0x0 << 2)
|
|
#define RK312x_HPOUTR_MUTE_DIS (0x1 << 2)
|
|
|
|
#define RK312x_HPVREF_PWR_SHT (1)
|
|
#define RK312x_HPVREF_EN (0x1 << 1)
|
|
#define RK312x_HPVREF_DIS (0x0 << 1)
|
|
#define RK312x_HPVREF_WORK (0x1 << 0)
|
|
#define RK312x_HPVREF_INIT (0x0 << 0)
|
|
|
|
/* HPOUT GAIN (0xb4 0xb8) */
|
|
#define RK312x_HPOUT_GAIN_SFT (0)
|
|
|
|
/* SELECT CURR prechagrge/discharge (0xbc) */
|
|
#define RK312x_PRE_HPOUT (0x1 << 5)
|
|
#define RK312x_DIS_HPOUT (0x0 << 5)
|
|
#define RK312x_CUR_10UA_EN (0x0 << 4)
|
|
#define RK312x_CUR_10UA_DIS (0x1 << 4)
|
|
#define RK312x_CUR_I_EN (0x0 << 3)
|
|
#define RK312x_CUR_I_DIS (0x1 << 3)
|
|
#define RK312x_CUR_2I_EN (0x0 << 2)
|
|
#define RK312x_CUR_2I_DIS (0x1 << 2)
|
|
#define RK312x_CUR_4I_EN (0x0 << 0)
|
|
#define RK312x_CUR_4I_DIS (0x3 << 0)
|
|
|
|
/* PGA AGC control 1 (0xc0 0x100) */
|
|
#define RK312x_PGA_AGC_WAY_MASK (0x1 << 6)
|
|
#define RK312x_PGA_AGC_WAY_SFT 6
|
|
#define RK312x_PGA_AGC_WAY_JACK (0x1 << 6)
|
|
#define RK312x_PGA_AGC_WAY_NOR (0x0 << 6)
|
|
|
|
#define RK312x_PGA_AGC_BK_WAY_SFT 4
|
|
#define RK312x_PGA_AGC_BK_WAY_JACK1 (0x1 << 4)
|
|
#define RK312x_PGA_AGC_BK_WAY_NOR (0x0 << 4)
|
|
#define RK312x_PGA_AGC_BK_WAY_JACK2 (0x2 << 4)
|
|
#define RK312x_PGA_AGC_BK_WAY_JACK3 (0x3 << 4)
|
|
|
|
#define RK312x_PGA_AGC_HOLD_T_MASK 0xf
|
|
#define RK312x_PGA_AGC_HOLD_T_SFT 0
|
|
#define RK312x_PGA_AGC_HOLD_T_1024 0xa
|
|
#define RK312x_PGA_AGC_HOLD_T_512 0x9
|
|
#define RK312x_PGA_AGC_HOLD_T_256 0x8
|
|
#define RK312x_PGA_AGC_HOLD_T_128 0x7
|
|
#define RK312x_PGA_AGC_HOLD_T_64 0x6
|
|
#define RK312x_PGA_AGC_HOLD_T_32 0x5
|
|
#define RK312x_PGA_AGC_HOLD_T_16 0x4
|
|
#define RK312x_PGA_AGC_HOLD_T_8 0x3
|
|
#define RK312x_PGA_AGC_HOLD_T_4 0x2
|
|
#define RK312x_PGA_AGC_HOLD_T_2 0x1
|
|
#define RK312x_PGA_AGC_HOLD_T_0 0x0
|
|
|
|
/* PGA AGC control 2 (0xc4 0x104) */
|
|
#define RK312x_PGA_AGC_GRU_T_MASK (0xf << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_SFT 4
|
|
#define RK312x_PGA_AGC_GRU_T_512 (0xa << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_256 (0x9 << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_128 (0x8 << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_64 (0x7 << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_32 (0x6 << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_16 (0x5 << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_8 (0x4 << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_4 (0x3 << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_2 (0x2 << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_1 (0x1 << 4)
|
|
#define RK312x_PGA_AGC_GRU_T_0_5 (0x0 << 4)
|
|
|
|
#define RK312x_PGA_AGC_GRD_T_MASK 0xf
|
|
#define RK312x_PGA_AGC_GRD_T_SFT 0
|
|
#define RK312x_PGA_AGC_GRD_T_128_32 0xa
|
|
#define RK312x_PGA_AGC_GRD_T_64_16 0x9
|
|
#define RK312x_PGA_AGC_GRD_T_32_8 0x8
|
|
#define RK312x_PGA_AGC_GRD_T_16_4 0x7
|
|
#define RK312x_PGA_AGC_GRD_T_8_2 0x6
|
|
#define RK312x_PGA_AGC_GRD_T_4_1 0x5
|
|
#define RK312x_PGA_AGC_GRD_T_2_0_512 0x4
|
|
#define RK312x_PGA_AGC_GRD_T_1_0_256 0x3
|
|
#define RK312x_PGA_AGC_GRD_T_0_500_128 0x2
|
|
#define RK312x_PGA_AGC_GRD_T_0_250_64 0x1
|
|
#define RK312x_PGA_AGC_GRD_T_0_125_32 0x0
|
|
|
|
/* PGA AGC control 3 (0xc8 0x108) */
|
|
#define RK312x_PGA_AGC_MODE_MASK (0x1 << 7)
|
|
#define RK312x_PGA_AGC_MODE_SFT 7
|
|
#define RK312x_PGA_AGC_MODE_LIMIT (0x1 << 7)
|
|
#define RK312x_PGA_AGC_MODE_NOR (0x0 << 7)
|
|
|
|
#define RK312x_PGA_AGC_ZO_MASK (0x1 << 6)
|
|
#define RK312x_PGA_AGC_ZO_SFT 6
|
|
#define RK312x_PGA_AGC_ZO_EN (0x1 << 6)
|
|
#define RK312x_PGA_AGC_ZO_DIS (0x0 << 6)
|
|
|
|
#define RK312x_PGA_AGC_REC_MODE_MASK (0x1 << 5)
|
|
#define RK312x_PGA_AGC_REC_MODE_SFT 5
|
|
#define RK312x_PGA_AGC_REC_MODE_AC (0x1 << 5)
|
|
#define RK312x_PGA_AGC_REC_MODE_RN (0x0 << 5)
|
|
|
|
#define RK312x_PGA_AGC_FAST_D_MASK (0x1 << 4)
|
|
#define RK312x_PGA_AGC_FAST_D_SFT 4
|
|
#define RK312x_PGA_AGC_FAST_D_EN (0x1 << 4)
|
|
#define RK312x_PGA_AGC_FAST_D_DIS (0x0 << 4)
|
|
|
|
#define RK312x_PGA_AGC_NG_MASK (0x1 << 3)
|
|
#define RK312x_PGA_AGC_NG_SFT 3
|
|
#define RK312x_PGA_AGC_NG_EN (0x1 << 3)
|
|
#define RK312x_PGA_AGC_NG_DIS (0x0 << 3)
|
|
|
|
#define RK312x_PGA_AGC_NG_THR_MASK 0x7
|
|
#define RK312x_PGA_AGC_NG_THR_SFT 0
|
|
#define RK312x_PGA_AGC_NG_THR_N81DB 0x7
|
|
#define RK312x_PGA_AGC_NG_THR_N75DB 0x6
|
|
#define RK312x_PGA_AGC_NG_THR_N69DB 0x5
|
|
#define RK312x_PGA_AGC_NG_THR_N63DB 0x4
|
|
#define RK312x_PGA_AGC_NG_THR_N57DB 0x3
|
|
#define RK312x_PGA_AGC_NG_THR_N51DB 0x2
|
|
#define RK312x_PGA_AGC_NG_THR_N45DB 0x1
|
|
#define RK312x_PGA_AGC_NG_THR_N39DB 0x0
|
|
|
|
/* PGA AGC Control 4 (0xcc 0x10c) */
|
|
#define RK312x_PGA_AGC_ZO_MODE_MASK (0x1 << 5)
|
|
#define RK312x_PGA_AGC_ZO_MODE_SFT 5
|
|
#define RK312x_PGA_AGC_ZO_MODE_UWRC (0x1 << 5)
|
|
#define RK312x_PGA_AGC_ZO_MODE_UARC (0x0 << 5)
|
|
|
|
#define RK312x_PGA_AGC_VOL_MASK 0x1f
|
|
#define RK312x_PGA_AGC_VOL_SFT 0
|
|
|
|
/* PGA ASR Control (0xd0 0x110) */
|
|
#define RK312x_PGA_SLOW_CLK_MASK (0x1 << 3)
|
|
#define RK312x_PGA_SLOW_CLK_SFT 3
|
|
#define RK312x_PGA_SLOW_CLK_EN (0x1 << 3)
|
|
#define RK312x_PGA_SLOW_CLK_DIS (0x0 << 3)
|
|
|
|
#define RK312x_PGA_ASR_MASK 0x7
|
|
#define RK312x_PGA_ASR_SFT 0
|
|
#define RK312x_PGA_ASR_8KHz 0x7
|
|
#define RK312x_PGA_ASR_12KHz 0x6
|
|
#define RK312x_PGA_ASR_16KHz 0x5
|
|
#define RK312x_PGA_ASR_24KHz 0x4
|
|
#define RK312x_PGA_ASR_32KHz 0x3
|
|
#define RK312x_PGA_ASR_441KHz 0x2
|
|
#define RK312x_PGA_ASR_48KHz 0x1
|
|
#define RK312x_PGA_ASR_96KHz 0x0
|
|
|
|
/* PGA AGC Control 5 (0xe4 0x124) */
|
|
#define RK312x_PGA_AGC_MASK (0x1 << 6)
|
|
#define RK312x_PGA_AGC_SFT 6
|
|
#define RK312x_PGA_AGC_EN (0x1 << 6)
|
|
#define RK312x_PGA_AGC_DIS (0x0 << 6)
|
|
|
|
#define RK312x_PGA_AGC_MAX_G_MASK (0x7 << 3)
|
|
#define RK312x_PGA_AGC_MAX_G_SFT 3
|
|
#define RK312x_PGA_AGC_MAX_G_28_5DB (0x7 << 3)
|
|
#define RK312x_PGA_AGC_MAX_G_22_5DB (0x6 << 3)
|
|
#define RK312x_PGA_AGC_MAX_G_16_5DB (0x5 << 3)
|
|
#define RK312x_PGA_AGC_MAX_G_10_5DB (0x4 << 3)
|
|
#define RK312x_PGA_AGC_MAX_G_4_5DB (0x3 << 3)
|
|
#define RK312x_PGA_AGC_MAX_G_N1_5DB (0x2 << 3)
|
|
#define RK312x_PGA_AGC_MAX_G_N7_5DB (0x1 << 3)
|
|
#define RK312x_PGA_AGC_MAX_G_N13_5DB (0x0 << 3)
|
|
|
|
#define RK312x_PGA_AGC_MIN_G_MASK 0x7
|
|
#define RK312x_PGA_AGC_MIN_G_SFT 0
|
|
#define RK312x_PGA_AGC_MIN_G_24DB 0x7
|
|
#define RK312x_PGA_AGC_MIN_G_18DB 0x6
|
|
#define RK312x_PGA_AGC_MIN_G_12DB 0x5
|
|
#define RK312x_PGA_AGC_MIN_G_6DB 0x4
|
|
#define RK312x_PGA_AGC_MIN_G_0DB 0x3
|
|
#define RK312x_PGA_AGC_MIN_G_N6DB 0x2
|
|
#define RK312x_PGA_AGC_MIN_G_N12DB 0x1
|
|
#define RK312x_PGA_AGC_MIN_G_N18DB 0x0
|
|
|
|
enum {
|
|
RK312x_HIFI,
|
|
RK312x_VOICE,
|
|
};
|
|
|
|
enum {
|
|
RK312x_MONO = 1,
|
|
RK312x_STEREO,
|
|
};
|
|
|
|
enum {
|
|
OFF,
|
|
RCV,
|
|
SPK_PATH,
|
|
HP_PATH,
|
|
HP_NO_MIC,
|
|
BT,
|
|
SPK_HP,
|
|
RING_SPK,
|
|
RING_HP,
|
|
RING_HP_NO_MIC,
|
|
RING_SPK_HP,
|
|
};
|
|
|
|
enum {
|
|
MIC_OFF,
|
|
Main_Mic,
|
|
Hands_Free_Mic,
|
|
BT_Sco_Mic,
|
|
};
|
|
|
|
struct rk312x_reg_val_typ {
|
|
unsigned int reg;
|
|
unsigned int value;
|
|
};
|
|
|
|
struct rk312x_init_bit_typ {
|
|
unsigned int reg;
|
|
unsigned int power_bit;
|
|
unsigned int init2_bit;
|
|
unsigned int init1_bit;
|
|
unsigned int init0_bit;
|
|
};
|
|
|
|
struct rk312x_codec_pdata {
|
|
int spk_ctl_gpio;
|
|
int hp_ctl_gpio;
|
|
int delay_time;
|
|
};
|
|
|
|
#endif /* __RK312x_CODEC_H__ */
|