87 lines
2.5 KiB
YAML
87 lines
2.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/display/mediatek/mediatek,wdma.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Mediatek Write Direct Memory Access
|
|
|
|
maintainers:
|
|
- Chun-Kuang Hu <chunkuang.hu@kernel.org>
|
|
- Philipp Zabel <p.zabel@pengutronix.de>
|
|
|
|
description: |
|
|
Mediatek Write Direct Memory Access(WDMA) component used to write
|
|
the data into DMA.
|
|
WDMA device node must be siblings to the central MMSYS_CONFIG node.
|
|
For a description of the MMSYS_CONFIG binding, see
|
|
Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml
|
|
for details.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- const: mediatek,mt8173-disp-wdma
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
power-domains:
|
|
description: A phandle and PM domain specifier as defined by bindings of
|
|
the power controller specified by phandle. See
|
|
Documentation/devicetree/bindings/power/power-domain.yaml for details.
|
|
|
|
clocks:
|
|
items:
|
|
- description: WDMA Clock
|
|
|
|
iommus:
|
|
description:
|
|
This property should point to the respective IOMMU block with master port as argument,
|
|
see Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml for details.
|
|
|
|
mediatek,gce-client-reg:
|
|
description: The register of client driver can be configured by gce with
|
|
4 arguments defined in this property, such as phandle of gce, subsys id,
|
|
register offset and size. Each GCE subsys id is mapping to a client
|
|
defined in the header include/dt-bindings/gce/<chip>-gce.h.
|
|
$ref: /schemas/types.yaml#/definitions/phandle-array
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- power-domains
|
|
- clocks
|
|
- iommus
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/mt8173-clk.h>
|
|
#include <dt-bindings/power/mt8173-power.h>
|
|
#include <dt-bindings/gce/mt8173-gce.h>
|
|
#include <dt-bindings/memory/mt8173-larb-port.h>
|
|
|
|
soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
wdma0: wdma@14011000 {
|
|
compatible = "mediatek,mt8173-disp-wdma";
|
|
reg = <0 0x14011000 0 0x1000>;
|
|
interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_LOW>;
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
|
|
clocks = <&mmsys CLK_MM_DISP_WDMA0>;
|
|
iommus = <&iommu M4U_PORT_DISP_WDMA0>;
|
|
mediatek,gce-client-reg = <&gce SUBSYS_1401XXXX 0x1000 0x1000>;
|
|
};
|
|
};
|