110 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			110 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: GPL-2.0 */
 | |
| /*
 | |
|  * Xilinx Video DMA
 | |
|  *
 | |
|  * Copyright (C) 2013-2015 Ideas on Board
 | |
|  * Copyright (C) 2013-2015 Xilinx, Inc.
 | |
|  *
 | |
|  * Contacts: Hyun Kwon <hyun.kwon@xilinx.com>
 | |
|  *           Laurent Pinchart <laurent.pinchart@ideasonboard.com>
 | |
|  */
 | |
| 
 | |
| #ifndef __XILINX_VIP_DMA_H__
 | |
| #define __XILINX_VIP_DMA_H__
 | |
| 
 | |
| #include <linux/dmaengine.h>
 | |
| #include <linux/mutex.h>
 | |
| #include <linux/spinlock.h>
 | |
| #include <linux/videodev2.h>
 | |
| 
 | |
| #include <media/media-entity.h>
 | |
| #include <media/v4l2-dev.h>
 | |
| #include <media/videobuf2-v4l2.h>
 | |
| 
 | |
| struct dma_chan;
 | |
| struct xvip_composite_device;
 | |
| struct xvip_video_format;
 | |
| 
 | |
| /**
 | |
|  * struct xvip_pipeline - Xilinx Video IP pipeline structure
 | |
|  * @pipe: media pipeline
 | |
|  * @lock: protects the pipeline @stream_count
 | |
|  * @use_count: number of DMA engines using the pipeline
 | |
|  * @stream_count: number of DMA engines currently streaming
 | |
|  * @num_dmas: number of DMA engines in the pipeline
 | |
|  * @output: DMA engine at the output of the pipeline
 | |
|  */
 | |
| struct xvip_pipeline {
 | |
| 	struct media_pipeline pipe;
 | |
| 
 | |
| 	struct mutex lock;
 | |
| 	unsigned int use_count;
 | |
| 	unsigned int stream_count;
 | |
| 
 | |
| 	unsigned int num_dmas;
 | |
| 	struct xvip_dma *output;
 | |
| };
 | |
| 
 | |
| static inline struct xvip_pipeline *to_xvip_pipeline(struct video_device *vdev)
 | |
| {
 | |
| 	struct media_pipeline *pipe = video_device_pipeline(vdev);
 | |
| 
 | |
| 	if (!pipe)
 | |
| 		return NULL;
 | |
| 
 | |
| 	return container_of(pipe, struct xvip_pipeline, pipe);
 | |
| }
 | |
| 
 | |
| /**
 | |
|  * struct xvip_dma - Video DMA channel
 | |
|  * @list: list entry in a composite device dmas list
 | |
|  * @video: V4L2 video device associated with the DMA channel
 | |
|  * @pad: media pad for the video device entity
 | |
|  * @xdev: composite device the DMA channel belongs to
 | |
|  * @pipe: pipeline belonging to the DMA channel
 | |
|  * @port: composite device DT node port number for the DMA channel
 | |
|  * @lock: protects the @format, @fmtinfo and @queue fields
 | |
|  * @format: active V4L2 pixel format
 | |
|  * @fmtinfo: format information corresponding to the active @format
 | |
|  * @queue: vb2 buffers queue
 | |
|  * @sequence: V4L2 buffers sequence number
 | |
|  * @queued_bufs: list of queued buffers
 | |
|  * @queued_lock: protects the buf_queued list
 | |
|  * @dma: DMA engine channel
 | |
|  * @align: transfer alignment required by the DMA channel (in bytes)
 | |
|  * @xt: dma interleaved template for dma configuration
 | |
|  * @sgl: data chunk structure for dma_interleaved_template
 | |
|  */
 | |
| struct xvip_dma {
 | |
| 	struct list_head list;
 | |
| 	struct video_device video;
 | |
| 	struct media_pad pad;
 | |
| 
 | |
| 	struct xvip_composite_device *xdev;
 | |
| 	struct xvip_pipeline pipe;
 | |
| 	unsigned int port;
 | |
| 
 | |
| 	struct mutex lock;
 | |
| 	struct v4l2_pix_format format;
 | |
| 	const struct xvip_video_format *fmtinfo;
 | |
| 
 | |
| 	struct vb2_queue queue;
 | |
| 	unsigned int sequence;
 | |
| 
 | |
| 	struct list_head queued_bufs;
 | |
| 	spinlock_t queued_lock;
 | |
| 
 | |
| 	struct dma_chan *dma;
 | |
| 	unsigned int align;
 | |
| 	struct dma_interleaved_template xt;
 | |
| 	struct data_chunk sgl[1];
 | |
| };
 | |
| 
 | |
| #define to_xvip_dma(vdev)	container_of(vdev, struct xvip_dma, video)
 | |
| 
 | |
| int xvip_dma_init(struct xvip_composite_device *xdev, struct xvip_dma *dma,
 | |
| 		  enum v4l2_buf_type type, unsigned int port);
 | |
| void xvip_dma_cleanup(struct xvip_dma *dma);
 | |
| 
 | |
| #endif /* __XILINX_VIP_DMA_H__ */
 |