139 lines
2.7 KiB
Plaintext
139 lines
2.7 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2020 Rockchip Electronics Co., Ltd.
|
|
*
|
|
*/
|
|
|
|
#include <dt-bindings/display/media-bus-format.h>
|
|
#include "rk3568-evb-rk628-ddr4-v10.dtsi"
|
|
#include "rk3568-android.dtsi"
|
|
|
|
&backlight {
|
|
enable-gpios = <&gpio2 RK_PA4 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
>1x {
|
|
status = "disabled";
|
|
};
|
|
|
|
&i2c2_rk628 {
|
|
panel-backlight = <&backlight>;
|
|
panel-power-supply = <&vcc3v3_lcd0_n>;
|
|
panel-reset-delay-ms = <10>;
|
|
panel-enable-delay-ms = <150>;
|
|
panel-prepare-delay-ms = <60>;
|
|
panel-unprepare-delay-ms = <10>;
|
|
panel-disable-delay-ms = <60>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&rk628_reset &refclk_pins>;
|
|
assigned-clocks = <&pmucru CLK_WIFI>;
|
|
assigned-clock-rates = <24000000>;
|
|
clocks = <&pmucru CLK_WIFI>;
|
|
clock-names = "soc_24M";
|
|
|
|
rk628-hdmi-in;
|
|
rk628-gvi-out {
|
|
/* "rgb666"
|
|
* "rgb888"
|
|
* "rgb101010"
|
|
* "yuyv8"
|
|
* "yuyv10"
|
|
*/
|
|
bus-format = "rgb888";
|
|
gvi,lanes = <8>;
|
|
//"rockchip,division-mode";
|
|
//"rockchip, gvi-frm-rst";
|
|
status = "okay";
|
|
};
|
|
|
|
display-timings {
|
|
src-timing {
|
|
clock-frequency = <594000000>;
|
|
hactive = <3840>;
|
|
vactive = <2160>;
|
|
hback-porch = <296>;
|
|
hfront-porch = <176>;
|
|
vback-porch = <72>;
|
|
vfront-porch = <8>;
|
|
hsync-len = <88>;
|
|
vsync-len = <10>;
|
|
hsync-active = <1>;
|
|
vsync-active = <1>;
|
|
de-active = <0>;
|
|
pixelclk-active = <0>;
|
|
};
|
|
|
|
dst-timing {
|
|
clock-frequency = <594000000>;
|
|
hactive = <3840>;
|
|
vactive = <2160>;
|
|
hback-porch = <296>;
|
|
hfront-porch = <176>;
|
|
vback-porch = <72>;
|
|
vfront-porch = <8>;
|
|
hsync-len = <88>;
|
|
vsync-len = <10>;
|
|
hsync-active = <0>;
|
|
vsync-active = <0>;
|
|
de-active = <0>;
|
|
pixelclk-active = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&hdmi {
|
|
status = "okay";
|
|
force-bus-format = <MEDIA_BUS_FMT_RGB888_1X24>;
|
|
force-output;
|
|
force_timing {
|
|
clock-frequency = <594000000>;
|
|
hactive = <3840>;
|
|
vactive = <2160>;
|
|
hback-porch = <296>;
|
|
hfront-porch = <176>;
|
|
vback-porch = <72>;
|
|
vfront-porch = <8>;
|
|
hsync-len = <88>;
|
|
vsync-len = <10>;
|
|
hsync-active = <1>;
|
|
vsync-active = <1>;
|
|
de-active = <0>;
|
|
pixelclk-active = <0>;
|
|
};
|
|
};
|
|
|
|
&hdmi_in_vp0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&hdmi_in_vp1 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&route_hdmi {
|
|
status = "okay";
|
|
bridge = <&i2c2_rk628>;
|
|
force-bus-format = <MEDIA_BUS_FMT_RGB888_1X24>;
|
|
force-output;
|
|
force_timing {
|
|
clock-frequency = <594000000>;
|
|
hactive = <3840>;
|
|
vactive = <2160>;
|
|
hback-porch = <296>;
|
|
hfront-porch = <176>;
|
|
vback-porch = <72>;
|
|
vfront-porch = <8>;
|
|
hsync-len = <88>;
|
|
vsync-len = <10>;
|
|
hsync-active = <1>;
|
|
vsync-active = <1>;
|
|
de-active = <0>;
|
|
pixelclk-active = <0>;
|
|
};
|
|
};
|
|
|
|
&vcc3v3_lcd0_n {
|
|
gpio = <&gpio1 RK_PA3 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|