362 lines
		
	
	
		
			9.4 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			362 lines
		
	
	
		
			9.4 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
#
 | 
						|
# DMA engine configuration
 | 
						|
#
 | 
						|
 | 
						|
menuconfig DMADEVICES
 | 
						|
	bool "DMA Engine support"
 | 
						|
	depends on HAS_DMA
 | 
						|
	help
 | 
						|
	  DMA engines can do asynchronous data transfers without
 | 
						|
	  involving the host CPU.  Currently, this framework can be
 | 
						|
	  used to offload memory copies in the network stack and
 | 
						|
	  RAID operations in the MD driver.  This menu only presents
 | 
						|
	  DMA Device drivers supported by the configured arch, it may
 | 
						|
	  be empty in some cases.
 | 
						|
 | 
						|
config DMADEVICES_DEBUG
 | 
						|
        bool "DMA Engine debugging"
 | 
						|
        depends on DMADEVICES != n
 | 
						|
        help
 | 
						|
          This is an option for use by developers; most people should
 | 
						|
          say N here.  This enables DMA engine core and driver debugging.
 | 
						|
 | 
						|
config DMADEVICES_VDEBUG
 | 
						|
        bool "DMA Engine verbose debugging"
 | 
						|
        depends on DMADEVICES_DEBUG != n
 | 
						|
        help
 | 
						|
          This is an option for use by developers; most people should
 | 
						|
          say N here.  This enables deeper (more verbose) debugging of
 | 
						|
          the DMA engine core and drivers.
 | 
						|
 | 
						|
 | 
						|
if DMADEVICES
 | 
						|
 | 
						|
comment "DMA Devices"
 | 
						|
 | 
						|
config INTEL_MID_DMAC
 | 
						|
	tristate "Intel MID DMA support for Peripheral DMA controllers"
 | 
						|
	depends on PCI && X86
 | 
						|
	select DMA_ENGINE
 | 
						|
	default n
 | 
						|
	help
 | 
						|
	  Enable support for the Intel(R) MID DMA engine present
 | 
						|
	  in Intel MID chipsets.
 | 
						|
 | 
						|
	  Say Y here if you have such a chipset.
 | 
						|
 | 
						|
	  If unsure, say N.
 | 
						|
 | 
						|
config ASYNC_TX_ENABLE_CHANNEL_SWITCH
 | 
						|
	bool
 | 
						|
 | 
						|
config AMBA_PL08X
 | 
						|
	bool "ARM PrimeCell PL080 or PL081 support"
 | 
						|
	depends on ARM_AMBA
 | 
						|
	select DMA_ENGINE
 | 
						|
	select DMA_VIRTUAL_CHANNELS
 | 
						|
	help
 | 
						|
	  Platform has a PL08x DMAC device
 | 
						|
	  which can provide DMA engine support
 | 
						|
 | 
						|
config INTEL_IOATDMA
 | 
						|
	tristate "Intel I/OAT DMA support"
 | 
						|
	depends on PCI && X86
 | 
						|
	select DMA_ENGINE
 | 
						|
	select DCA
 | 
						|
	help
 | 
						|
	  Enable support for the Intel(R) I/OAT DMA engine present
 | 
						|
	  in recent Intel Xeon chipsets.
 | 
						|
 | 
						|
	  Say Y here if you have such a chipset.
 | 
						|
 | 
						|
	  If unsure, say N.
 | 
						|
 | 
						|
config INTEL_IOP_ADMA
 | 
						|
	tristate "Intel IOP ADMA support"
 | 
						|
	depends on ARCH_IOP32X || ARCH_IOP33X || ARCH_IOP13XX
 | 
						|
	select DMA_ENGINE
 | 
						|
	select ASYNC_TX_ENABLE_CHANNEL_SWITCH
 | 
						|
	help
 | 
						|
	  Enable support for the Intel(R) IOP Series RAID engines.
 | 
						|
 | 
						|
config DW_DMAC
 | 
						|
	tristate "Synopsys DesignWare AHB DMA support"
 | 
						|
	depends on GENERIC_HARDIRQS
 | 
						|
	select DMA_ENGINE
 | 
						|
	default y if CPU_AT32AP7000
 | 
						|
	help
 | 
						|
	  Support the Synopsys DesignWare AHB DMA controller.  This
 | 
						|
	  can be integrated in chips such as the Atmel AT32ap7000.
 | 
						|
 | 
						|
config DW_DMAC_BIG_ENDIAN_IO
 | 
						|
	bool "Use big endian I/O register access"
 | 
						|
	default y if AVR32
 | 
						|
	depends on DW_DMAC
 | 
						|
	help
 | 
						|
	  Say yes here to use big endian I/O access when reading and writing
 | 
						|
	  to the DMA controller registers. This is needed on some platforms,
 | 
						|
	  like the Atmel AVR32 architecture.
 | 
						|
 | 
						|
	  If unsure, use the default setting.
 | 
						|
 | 
						|
config AT_HDMAC
 | 
						|
	tristate "Atmel AHB DMA support"
 | 
						|
	depends on ARCH_AT91
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Support the Atmel AHB DMA controller.
 | 
						|
 | 
						|
config FSL_DMA
 | 
						|
	tristate "Freescale Elo and Elo Plus DMA support"
 | 
						|
	depends on FSL_SOC
 | 
						|
	select DMA_ENGINE
 | 
						|
	select ASYNC_TX_ENABLE_CHANNEL_SWITCH
 | 
						|
	---help---
 | 
						|
	  Enable support for the Freescale Elo and Elo Plus DMA controllers.
 | 
						|
	  The Elo is the DMA controller on some 82xx and 83xx parts, and the
 | 
						|
	  Elo Plus is the DMA controller on 85xx and 86xx parts.
 | 
						|
 | 
						|
config MPC512X_DMA
 | 
						|
	tristate "Freescale MPC512x built-in DMA engine support"
 | 
						|
	depends on PPC_MPC512x || PPC_MPC831x
 | 
						|
	select DMA_ENGINE
 | 
						|
	---help---
 | 
						|
	  Enable support for the Freescale MPC512x built-in DMA engine.
 | 
						|
 | 
						|
source "drivers/dma/bestcomm/Kconfig"
 | 
						|
 | 
						|
config MV_XOR
 | 
						|
	bool "Marvell XOR engine support"
 | 
						|
	depends on PLAT_ORION
 | 
						|
	select DMA_ENGINE
 | 
						|
	select ASYNC_TX_ENABLE_CHANNEL_SWITCH
 | 
						|
	---help---
 | 
						|
	  Enable support for the Marvell XOR engine.
 | 
						|
 | 
						|
config MX3_IPU
 | 
						|
	bool "MX3x Image Processing Unit support"
 | 
						|
	depends on ARCH_MXC
 | 
						|
	select DMA_ENGINE
 | 
						|
	default y
 | 
						|
	help
 | 
						|
	  If you plan to use the Image Processing unit in the i.MX3x, say
 | 
						|
	  Y here. If unsure, select Y.
 | 
						|
 | 
						|
config MX3_IPU_IRQS
 | 
						|
	int "Number of dynamically mapped interrupts for IPU"
 | 
						|
	depends on MX3_IPU
 | 
						|
	range 2 137
 | 
						|
	default 4
 | 
						|
	help
 | 
						|
	  Out of 137 interrupt sources on i.MX31 IPU only very few are used.
 | 
						|
	  To avoid bloating the irq_desc[] array we allocate a sufficient
 | 
						|
	  number of IRQ slots and map them dynamically to specific sources.
 | 
						|
 | 
						|
config TXX9_DMAC
 | 
						|
	tristate "Toshiba TXx9 SoC DMA support"
 | 
						|
	depends on MACH_TX49XX || MACH_TX39XX
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Support the TXx9 SoC internal DMA controller.  This can be
 | 
						|
	  integrated in chips such as the Toshiba TX4927/38/39.
 | 
						|
 | 
						|
config TEGRA20_APB_DMA
 | 
						|
	bool "NVIDIA Tegra20 APB DMA support"
 | 
						|
	depends on ARCH_TEGRA
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Support for the NVIDIA Tegra20 APB DMA controller driver. The
 | 
						|
	  DMA controller is having multiple DMA channel which can be
 | 
						|
	  configured for different peripherals like audio, UART, SPI,
 | 
						|
	  I2C etc which is in APB bus.
 | 
						|
	  This DMA controller transfers data from memory to peripheral fifo
 | 
						|
	  or vice versa. It does not support memory to memory data transfer.
 | 
						|
 | 
						|
source "drivers/dma/sh/Kconfig"
 | 
						|
 | 
						|
config COH901318
 | 
						|
	bool "ST-Ericsson COH901318 DMA support"
 | 
						|
	select DMA_ENGINE
 | 
						|
	depends on ARCH_U300
 | 
						|
	help
 | 
						|
	  Enable support for ST-Ericsson COH 901 318 DMA.
 | 
						|
 | 
						|
config STE_DMA40
 | 
						|
	bool "ST-Ericsson DMA40 support"
 | 
						|
	depends on ARCH_U8500
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Support for ST-Ericsson DMA40 controller
 | 
						|
 | 
						|
config AMCC_PPC440SPE_ADMA
 | 
						|
	tristate "AMCC PPC440SPe ADMA support"
 | 
						|
	depends on 440SPe || 440SP
 | 
						|
	select DMA_ENGINE
 | 
						|
	select ARCH_HAS_ASYNC_TX_FIND_CHANNEL
 | 
						|
	select ASYNC_TX_ENABLE_CHANNEL_SWITCH
 | 
						|
	help
 | 
						|
	  Enable support for the AMCC PPC440SPe RAID engines.
 | 
						|
 | 
						|
config TIMB_DMA
 | 
						|
	tristate "Timberdale FPGA DMA support"
 | 
						|
	depends on MFD_TIMBERDALE || HAS_IOMEM
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Enable support for the Timberdale FPGA DMA engine.
 | 
						|
 | 
						|
config SIRF_DMA
 | 
						|
	tristate "CSR SiRFprimaII/SiRFmarco DMA support"
 | 
						|
	depends on ARCH_SIRF
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Enable support for the CSR SiRFprimaII DMA engine.
 | 
						|
 | 
						|
config TI_EDMA
 | 
						|
	tristate "TI EDMA support"
 | 
						|
	depends on ARCH_DAVINCI
 | 
						|
	select DMA_ENGINE
 | 
						|
	select DMA_VIRTUAL_CHANNELS
 | 
						|
	default n
 | 
						|
	help
 | 
						|
	  Enable support for the TI EDMA controller. This DMA
 | 
						|
	  engine is found on TI DaVinci and AM33xx parts.
 | 
						|
 | 
						|
config ARCH_HAS_ASYNC_TX_FIND_CHANNEL
 | 
						|
	bool
 | 
						|
 | 
						|
config PL330_DMA
 | 
						|
	tristate "DMA API Driver for PL330"
 | 
						|
	select DMA_ENGINE
 | 
						|
	depends on ARM_AMBA
 | 
						|
	help
 | 
						|
	  Select if your platform has one or more PL330 DMACs.
 | 
						|
	  You need to provide platform specific settings via
 | 
						|
	  platform_data for a dma-pl330 device.
 | 
						|
 | 
						|
config PCH_DMA
 | 
						|
	tristate "Intel EG20T PCH / LAPIS Semicon IOH(ML7213/ML7223/ML7831) DMA"
 | 
						|
	depends on PCI && X86
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Enable support for Intel EG20T PCH DMA engine.
 | 
						|
 | 
						|
	  This driver also can be used for LAPIS Semiconductor IOH(Input/
 | 
						|
	  Output Hub), ML7213, ML7223 and ML7831.
 | 
						|
	  ML7213 IOH is for IVI(In-Vehicle Infotainment) use, ML7223 IOH is
 | 
						|
	  for MP(Media Phone) use and ML7831 IOH is for general purpose use.
 | 
						|
	  ML7213/ML7223/ML7831 is companion chip for Intel Atom E6xx series.
 | 
						|
	  ML7213/ML7223/ML7831 is completely compatible for Intel EG20T PCH.
 | 
						|
 | 
						|
config IMX_SDMA
 | 
						|
	tristate "i.MX SDMA support"
 | 
						|
	depends on ARCH_MXC
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Support the i.MX SDMA engine. This engine is integrated into
 | 
						|
	  Freescale i.MX25/31/35/51/53 chips.
 | 
						|
 | 
						|
config IMX_DMA
 | 
						|
	tristate "i.MX DMA support"
 | 
						|
	depends on ARCH_MXC
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Support the i.MX DMA engine. This engine is integrated into
 | 
						|
	  Freescale i.MX1/21/27 chips.
 | 
						|
 | 
						|
config MXS_DMA
 | 
						|
	bool "MXS DMA support"
 | 
						|
	depends on SOC_IMX23 || SOC_IMX28 || SOC_IMX6Q
 | 
						|
	select STMP_DEVICE
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Support the MXS DMA engine. This engine including APBH-DMA
 | 
						|
	  and APBX-DMA is integrated into Freescale i.MX23/28 chips.
 | 
						|
 | 
						|
config EP93XX_DMA
 | 
						|
	bool "Cirrus Logic EP93xx DMA support"
 | 
						|
	depends on ARCH_EP93XX
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Enable support for the Cirrus Logic EP93xx M2P/M2M DMA controller.
 | 
						|
 | 
						|
config DMA_SA11X0
 | 
						|
	tristate "SA-11x0 DMA support"
 | 
						|
	depends on ARCH_SA1100
 | 
						|
	select DMA_ENGINE
 | 
						|
	select DMA_VIRTUAL_CHANNELS
 | 
						|
	help
 | 
						|
	  Support the DMA engine found on Intel StrongARM SA-1100 and
 | 
						|
	  SA-1110 SoCs.  This DMA engine can only be used with on-chip
 | 
						|
	  devices.
 | 
						|
 | 
						|
config MMP_TDMA
 | 
						|
	bool "MMP Two-Channel DMA support"
 | 
						|
	depends on ARCH_MMP
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Support the MMP Two-Channel DMA engine.
 | 
						|
	  This engine used for MMP Audio DMA and pxa910 SQU.
 | 
						|
 | 
						|
	  Say Y here if you enabled MMP ADMA, otherwise say N.
 | 
						|
 | 
						|
config DMA_OMAP
 | 
						|
	tristate "OMAP DMA support"
 | 
						|
	depends on ARCH_OMAP
 | 
						|
	select DMA_ENGINE
 | 
						|
	select DMA_VIRTUAL_CHANNELS
 | 
						|
 | 
						|
config MMP_PDMA
 | 
						|
	bool "MMP PDMA support"
 | 
						|
	depends on (ARCH_MMP || ARCH_PXA)
 | 
						|
	select DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Support the MMP PDMA engine for PXA and MMP platfrom.
 | 
						|
 | 
						|
config DMA_ENGINE
 | 
						|
	bool
 | 
						|
 | 
						|
config DMA_VIRTUAL_CHANNELS
 | 
						|
	tristate
 | 
						|
 | 
						|
config DMA_ACPI
 | 
						|
	def_bool y
 | 
						|
	depends on ACPI
 | 
						|
 | 
						|
config DMA_OF
 | 
						|
	def_bool y
 | 
						|
	depends on OF
 | 
						|
 | 
						|
comment "DMA Clients"
 | 
						|
	depends on DMA_ENGINE
 | 
						|
 | 
						|
config NET_DMA
 | 
						|
	bool "Network: TCP receive copy offload"
 | 
						|
	depends on DMA_ENGINE && NET
 | 
						|
	default (INTEL_IOATDMA || FSL_DMA)
 | 
						|
	help
 | 
						|
	  This enables the use of DMA engines in the network stack to
 | 
						|
	  offload receive copy-to-user operations, freeing CPU cycles.
 | 
						|
 | 
						|
	  Say Y here if you enabled INTEL_IOATDMA or FSL_DMA, otherwise
 | 
						|
	  say N.
 | 
						|
 | 
						|
config ASYNC_TX_DMA
 | 
						|
	bool "Async_tx: Offload support for the async_tx api"
 | 
						|
	depends on DMA_ENGINE
 | 
						|
	help
 | 
						|
	  This allows the async_tx api to take advantage of offload engines for
 | 
						|
	  memcpy, memset, xor, and raid6 p+q operations.  If your platform has
 | 
						|
	  a dma engine that can perform raid operations and you have enabled
 | 
						|
	  MD_RAID456 say Y.
 | 
						|
 | 
						|
	  If unsure, say N.
 | 
						|
 | 
						|
config DMATEST
 | 
						|
	tristate "DMA Test client"
 | 
						|
	depends on DMA_ENGINE
 | 
						|
	help
 | 
						|
	  Simple DMA test client. Say N unless you're debugging a
 | 
						|
	  DMA Device driver.
 | 
						|
 | 
						|
endif
 |