522 lines
13 KiB
C
522 lines
13 KiB
C
/*
|
|
* Synopsys DesignWare I2C adapter driver (master only).
|
|
*
|
|
* Based on the TI DAVINCI I2C adapter driver.
|
|
*
|
|
* Copyright (C) 2006 Texas Instruments.
|
|
* Copyright (C) 2007 MontaVista Software Inc.
|
|
* Copyright (C) 2009 Provigent Ltd.
|
|
* Copyright (C) 2011 Intel corporation.
|
|
*
|
|
* ----------------------------------------------------------------------------
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
* ----------------------------------------------------------------------------
|
|
*
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/i2c.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/err.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/io.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/pm_runtime.h>
|
|
#include "i2c-designware-core.h"
|
|
|
|
#define DRIVER_NAME "i2c-designware-pci"
|
|
|
|
static bool force_std_mode;
|
|
module_param(force_std_mode, bool, 0);
|
|
MODULE_PARM_DESC(force_std_mode, "Force standard mode (100 kHz)");
|
|
|
|
enum dw_pci_ctl_id_t {
|
|
moorestown_0,
|
|
moorestown_1,
|
|
moorestown_2,
|
|
|
|
medfield_0,
|
|
medfield_1,
|
|
medfield_2,
|
|
medfield_3,
|
|
medfield_4,
|
|
medfield_5,
|
|
|
|
haswell_0,
|
|
haswell_1,
|
|
|
|
byt_0,
|
|
byt_1,
|
|
byt_2,
|
|
byt_3,
|
|
byt_4,
|
|
byt_5,
|
|
byt_6,
|
|
};
|
|
|
|
struct dw_pci_controller {
|
|
u32 bus_num;
|
|
u32 bus_cfg;
|
|
u32 tx_fifo_depth;
|
|
u32 rx_fifo_depth;
|
|
u32 clk_khz;
|
|
u32 ss_hcnt;
|
|
u32 ss_lcnt;
|
|
u32 fs_hcnt;
|
|
u32 fs_lcnt;
|
|
u32 ss_sda;
|
|
u32 fs_sda;
|
|
};
|
|
|
|
#define INTEL_MID_STD_CFG (DW_IC_CON_MASTER | \
|
|
DW_IC_CON_SLAVE_DISABLE | \
|
|
DW_IC_CON_RESTART_EN)
|
|
|
|
static struct dw_pci_controller dw_pci_controllers[] = {
|
|
[moorestown_0] = {
|
|
.bus_num = 0,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[moorestown_1] = {
|
|
.bus_num = 1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[moorestown_2] = {
|
|
.bus_num = 2,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[medfield_0] = {
|
|
.bus_num = 0,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[medfield_1] = {
|
|
.bus_num = 1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[medfield_2] = {
|
|
.bus_num = 2,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[medfield_3] = {
|
|
.bus_num = 3,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_STD,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[medfield_4] = {
|
|
.bus_num = 4,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[medfield_5] = {
|
|
.bus_num = 5,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[haswell_0] = {
|
|
.bus_num = -1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_STD,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[haswell_1] = {
|
|
.bus_num = -1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_STD,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 25000,
|
|
},
|
|
[byt_0] = {
|
|
.bus_num = -1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 100000,
|
|
.ss_hcnt = 0x200,
|
|
.ss_lcnt = 0x200,
|
|
.fs_hcnt = 0x55,
|
|
.fs_lcnt = 0x99,
|
|
.ss_sda = 0x6,
|
|
.fs_sda = 0x6,
|
|
},
|
|
[byt_1] = {
|
|
.bus_num = -1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 100000,
|
|
.ss_hcnt = 0x200,
|
|
.ss_lcnt = 0x200,
|
|
.fs_hcnt = 0x55,
|
|
.fs_lcnt = 0x99,
|
|
.ss_sda = 0x6,
|
|
.fs_sda = 0x6,
|
|
},
|
|
[byt_2] = {
|
|
.bus_num = -1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 100000,
|
|
.ss_hcnt = 0x200,
|
|
.ss_lcnt = 0x200,
|
|
.fs_hcnt = 0x55,
|
|
.fs_lcnt = 0x99,
|
|
.ss_sda = 0x6,
|
|
.fs_sda = 0x6,
|
|
},
|
|
[byt_3] = {
|
|
.bus_num = -1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 100000,
|
|
.ss_hcnt = 0x200,
|
|
.ss_lcnt = 0x200,
|
|
.fs_hcnt = 0x55,
|
|
.fs_lcnt = 0x99,
|
|
.ss_sda = 0x6,
|
|
.fs_sda = 0x6,
|
|
},
|
|
[byt_4] = {
|
|
.bus_num = -1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 100000,
|
|
.ss_hcnt = 0x200,
|
|
.ss_lcnt = 0x200,
|
|
.fs_hcnt = 0x55,
|
|
.fs_lcnt = 0x99,
|
|
.ss_sda = 0x6,
|
|
.fs_sda = 0x6,
|
|
},
|
|
[byt_5] = {
|
|
.bus_num = -1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 100000,
|
|
.ss_hcnt = 0x200,
|
|
.ss_lcnt = 0x200,
|
|
.fs_hcnt = 0x55,
|
|
.fs_lcnt = 0x99,
|
|
.ss_sda = 0x6,
|
|
.fs_sda = 0x6,
|
|
},
|
|
[byt_6] = {
|
|
.bus_num = -1,
|
|
.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
|
|
.tx_fifo_depth = 32,
|
|
.rx_fifo_depth = 32,
|
|
.clk_khz = 100000,
|
|
.ss_hcnt = 0x200,
|
|
.ss_lcnt = 0x200,
|
|
.fs_hcnt = 0x55,
|
|
.fs_lcnt = 0x99,
|
|
.ss_sda = 0x6,
|
|
.fs_sda = 0x6,
|
|
},
|
|
};
|
|
static struct i2c_algorithm i2c_dw_algo = {
|
|
.master_xfer = i2c_dw_xfer,
|
|
.functionality = i2c_dw_func,
|
|
};
|
|
|
|
static int i2c_dw_pci_suspend(struct device *dev)
|
|
{
|
|
struct pci_dev *pdev = container_of(dev, struct pci_dev, dev);
|
|
struct dw_i2c_dev *i2c = pci_get_drvdata(pdev);
|
|
int err;
|
|
|
|
|
|
i2c_dw_disable(i2c);
|
|
|
|
err = pci_save_state(pdev);
|
|
if (err) {
|
|
dev_err(&pdev->dev, "pci_save_state failed\n");
|
|
return err;
|
|
}
|
|
|
|
err = pci_set_power_state(pdev, PCI_D3hot);
|
|
if (err) {
|
|
dev_err(&pdev->dev, "pci_set_power_state failed\n");
|
|
return err;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int i2c_dw_pci_resume(struct device *dev)
|
|
{
|
|
struct pci_dev *pdev = container_of(dev, struct pci_dev, dev);
|
|
struct dw_i2c_dev *i2c = pci_get_drvdata(pdev);
|
|
int err;
|
|
u32 enabled;
|
|
|
|
enabled = i2c_dw_is_enabled(i2c);
|
|
if (enabled)
|
|
return 0;
|
|
|
|
err = pci_set_power_state(pdev, PCI_D0);
|
|
if (err) {
|
|
dev_err(&pdev->dev, "pci_set_power_state() failed\n");
|
|
return err;
|
|
}
|
|
|
|
pci_restore_state(pdev);
|
|
|
|
i2c_dw_init(i2c);
|
|
return 0;
|
|
}
|
|
|
|
static int i2c_dw_pci_runtime_idle(struct device *dev)
|
|
{
|
|
int err = pm_schedule_suspend(dev, 500);
|
|
dev_dbg(dev, "runtime_idle called\n");
|
|
|
|
if (err != 0)
|
|
return 0;
|
|
return -EBUSY;
|
|
}
|
|
|
|
static const struct dev_pm_ops i2c_dw_pm_ops = {
|
|
.resume = i2c_dw_pci_resume,
|
|
.suspend = i2c_dw_pci_suspend,
|
|
SET_RUNTIME_PM_OPS(i2c_dw_pci_suspend, i2c_dw_pci_resume,
|
|
i2c_dw_pci_runtime_idle)
|
|
};
|
|
|
|
static u32 i2c_dw_get_clk_rate_khz(struct dw_i2c_dev *dev)
|
|
{
|
|
return dev->controller->clk_khz;
|
|
}
|
|
|
|
static void adapter_fill_name(struct i2c_adapter *adap,
|
|
const struct pci_device_id *id)
|
|
{
|
|
int adapter_num;
|
|
|
|
switch (id->driver_data) {
|
|
case haswell_0:
|
|
case haswell_1:
|
|
adapter_num = id->driver_data - haswell_0;
|
|
break;
|
|
case byt_0:
|
|
case byt_1:
|
|
case byt_2:
|
|
case byt_3:
|
|
case byt_4:
|
|
case byt_5:
|
|
case byt_6:
|
|
adapter_num = id->driver_data - byt_0;
|
|
break;
|
|
default:
|
|
adapter_num = adap->nr;
|
|
break;
|
|
}
|
|
|
|
snprintf(adap->name, sizeof(adap->name), "i2c-designware-pci-%d",
|
|
adapter_num);
|
|
}
|
|
|
|
static int i2c_dw_pci_probe(struct pci_dev *pdev,
|
|
const struct pci_device_id *id)
|
|
{
|
|
struct dw_i2c_dev *dev;
|
|
struct i2c_adapter *adap;
|
|
int r;
|
|
u32 mode;
|
|
struct dw_pci_controller *controller;
|
|
|
|
if (id->driver_data >= ARRAY_SIZE(dw_pci_controllers)) {
|
|
dev_err(&pdev->dev, "%s: invalid driver data %ld\n", __func__,
|
|
id->driver_data);
|
|
return -EINVAL;
|
|
}
|
|
|
|
controller = &dw_pci_controllers[id->driver_data];
|
|
|
|
r = pcim_enable_device(pdev);
|
|
if (r) {
|
|
dev_err(&pdev->dev, "Failed to enable I2C PCI device (%d)\n",
|
|
r);
|
|
return r;
|
|
}
|
|
|
|
r = pcim_iomap_regions(pdev, 1 << 0, pci_name(pdev));
|
|
if (r) {
|
|
dev_err(&pdev->dev, "I/O memory remapping failed\n");
|
|
return r;
|
|
}
|
|
|
|
dev = devm_kzalloc(&pdev->dev, sizeof(struct dw_i2c_dev), GFP_KERNEL);
|
|
if (!dev)
|
|
return -ENOMEM;
|
|
|
|
init_completion(&dev->cmd_complete);
|
|
mutex_init(&dev->lock);
|
|
dev->clk = NULL;
|
|
dev->controller = controller;
|
|
dev->get_clk_rate_khz = i2c_dw_get_clk_rate_khz;
|
|
dev->base = pcim_iomap_table(pdev)[0];
|
|
dev->dev = &pdev->dev;
|
|
dev->functionality =
|
|
I2C_FUNC_I2C |
|
|
I2C_FUNC_10BIT_ADDR |
|
|
I2C_FUNC_SMBUS_BYTE |
|
|
I2C_FUNC_SMBUS_BYTE_DATA |
|
|
I2C_FUNC_SMBUS_WORD_DATA |
|
|
I2C_FUNC_SMBUS_I2C_BLOCK;
|
|
|
|
dev->ss_hcnt = controller->ss_hcnt;
|
|
dev->ss_lcnt = controller->ss_lcnt;
|
|
dev->fs_hcnt = controller->fs_hcnt;
|
|
dev->fs_lcnt = controller->fs_lcnt;
|
|
|
|
mode = controller->bus_cfg & (DW_IC_CON_SPEED_STD | DW_IC_CON_SPEED_FAST);
|
|
if (force_std_mode && !(mode & DW_IC_CON_SPEED_STD)){
|
|
controller->bus_cfg &= ~mode;
|
|
controller->bus_cfg |= DW_IC_CON_SPEED_STD;
|
|
}
|
|
|
|
dev->master_cfg = controller->bus_cfg;
|
|
|
|
dev->sda_hold_time = (dev->master_cfg & DW_IC_CON_SPEED_FAST) ? controller->fs_sda : controller->ss_sda;
|
|
pci_set_drvdata(pdev, dev);
|
|
|
|
dev->tx_fifo_depth = controller->tx_fifo_depth;
|
|
dev->rx_fifo_depth = controller->rx_fifo_depth;
|
|
r = i2c_dw_init(dev);
|
|
if (r)
|
|
return r;
|
|
|
|
adap = &dev->adapter;
|
|
i2c_set_adapdata(adap, dev);
|
|
adap->owner = THIS_MODULE;
|
|
adap->class = 0;
|
|
adap->algo = &i2c_dw_algo;
|
|
adap->dev.parent = &pdev->dev;
|
|
adap->nr = controller->bus_num;
|
|
adapter_fill_name(adap, id);
|
|
|
|
r = devm_request_irq(&pdev->dev, pdev->irq, i2c_dw_isr, IRQF_SHARED,
|
|
adap->name, dev);
|
|
if (r) {
|
|
dev_err(&pdev->dev, "failure requesting irq %i\n", dev->irq);
|
|
return r;
|
|
}
|
|
|
|
i2c_dw_disable_int(dev);
|
|
i2c_dw_clear_int(dev);
|
|
r = i2c_add_numbered_adapter(adap);
|
|
if (r) {
|
|
dev_err(&pdev->dev, "failure adding adapter\n");
|
|
return r;
|
|
}
|
|
|
|
pm_runtime_set_autosuspend_delay(&pdev->dev, 1000);
|
|
pm_runtime_use_autosuspend(&pdev->dev);
|
|
pm_runtime_allow(&pdev->dev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void i2c_dw_pci_remove(struct pci_dev *pdev)
|
|
{
|
|
struct dw_i2c_dev *dev = pci_get_drvdata(pdev);
|
|
|
|
i2c_dw_disable(dev);
|
|
pm_runtime_forbid(&pdev->dev);
|
|
pm_runtime_get_noresume(&pdev->dev);
|
|
|
|
i2c_del_adapter(&dev->adapter);
|
|
}
|
|
|
|
/* work with hotplug and coldplug */
|
|
MODULE_ALIAS("i2c_designware-pci");
|
|
|
|
static DEFINE_PCI_DEVICE_TABLE(i2_designware_pci_ids) = {
|
|
/* Moorestown */
|
|
{ PCI_VDEVICE(INTEL, 0x0802), moorestown_0 },
|
|
{ PCI_VDEVICE(INTEL, 0x0803), moorestown_1 },
|
|
{ PCI_VDEVICE(INTEL, 0x0804), moorestown_2 },
|
|
/* Medfield */
|
|
{ PCI_VDEVICE(INTEL, 0x0817), medfield_3,},
|
|
{ PCI_VDEVICE(INTEL, 0x0818), medfield_4 },
|
|
{ PCI_VDEVICE(INTEL, 0x0819), medfield_5 },
|
|
{ PCI_VDEVICE(INTEL, 0x082C), medfield_0 },
|
|
{ PCI_VDEVICE(INTEL, 0x082D), medfield_1 },
|
|
{ PCI_VDEVICE(INTEL, 0x082E), medfield_2 },
|
|
/* Haswell ULT */
|
|
{ PCI_VDEVICE(INTEL, 0x9c61), haswell_0 },
|
|
{ PCI_VDEVICE(INTEL, 0x9c62), haswell_1 },
|
|
/* Baytrail */
|
|
{ PCI_VDEVICE(INTEL, 0x0F41), byt_0 },
|
|
{ PCI_VDEVICE(INTEL, 0x0F42), byt_1 },
|
|
{ PCI_VDEVICE(INTEL, 0x0F43), byt_2 },
|
|
{ PCI_VDEVICE(INTEL, 0x0F44), byt_3 },
|
|
{ PCI_VDEVICE(INTEL, 0x0F45), byt_4 },
|
|
{ PCI_VDEVICE(INTEL, 0x0F46), byt_5 },
|
|
{ PCI_VDEVICE(INTEL, 0x0F47), byt_6 },
|
|
{ 0,}
|
|
};
|
|
MODULE_DEVICE_TABLE(pci, i2_designware_pci_ids);
|
|
|
|
static struct pci_driver dw_i2c_driver = {
|
|
.name = DRIVER_NAME,
|
|
.id_table = i2_designware_pci_ids,
|
|
.probe = i2c_dw_pci_probe,
|
|
.remove = i2c_dw_pci_remove,
|
|
.driver = {
|
|
.pm = &i2c_dw_pm_ops,
|
|
},
|
|
};
|
|
|
|
module_pci_driver(dw_i2c_driver);
|
|
|
|
MODULE_AUTHOR("Baruch Siach <baruch@tkos.co.il>");
|
|
MODULE_DESCRIPTION("Synopsys DesignWare PCI I2C bus adapter");
|
|
MODULE_LICENSE("GPL");
|